

Bibliografia

- [1] Alfred V. Aho, Ravi Sethi, and Jeffrey D. Ullman. *Compilers. Principles, Techniques, and Tools*. Addison Wesley, 1986.
- [2] Tom Asprey, Gregory S. Averill, Eric DeLano, Russ Mason, Bill Weiner, and Jeff Yetter. Performance features of the PA7100 microprocessor. *IEEE Micro*, pages 22–35, June 1993.
- [3] Steven J. Beaty. List scheduling: Alone, with foresight, and width lookahead. In *Conference on Massively Parallel Computing Systems (MPCS)*, May 1994.
- [4] Steven John Beaty. *Instruction Scheduling Using Genetic Algorithms*. PhD thesis, Colorado State University, 1991.
- [5] David Bernstein and Michael Rodeh. Global instruction scheduling for superscalar machines. Proceedings of the ACM SIGPLAN, pages 241–255, June 1991.
- [6] David G. Bradlee, Susan J. Eggers, and Robert R. Henry. Integrating register allocation and instruction scheduling for RISCs. In *SIGPLAN'91*, Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 122–131, April 1991.
- [7] Mark Brehob, Travis Doom, Richard Enbody, William H. Moore, Sherry Q. Moore, Ron Sass, and Severance Charles. Beyond RISC - the post-RISC architecture. Technical Report CPS-96-11, Michigan State University Department of Computer Science, 1996.

-
- [8] P. P. Chang, D. M. Lavery, Mahlke S. A., Chen W. Y., and Hwu W. W. The importance of prepass code scheduling for superscalar and superpipelined processors. *IEEE Trans. on Computers*, 44(3):353–370, March 1995.
- [9] W. Y. Chen, S. A. Mahlke, N. J. Warter, S. Anik, and W. W. Hwu. Profile-assisted instruction scheduling. *Int. Journal for Parallel Programming*, 22(2):151–181, April 1994.
- [10] Hong-Chich Chou and Chung-Ping Chung. An optimal instruction scheduler for superscalar processor. *IEEE Trans. on Parallel and Distributed Systems*, 6(3):303–313, March 1995.
- [11] J.H. Edmondson, P. Rubinfeld, R. Preston, and V. Rajagopalan. Superscalar instruction execution in the 21164 alpha microprocessor. *IEEE Micro*, pages 35–43, April 1995.
- [12] Joseph A. Fisher. Trace scheduling: A technique for global microcode compaction. *IEEE Trans. on Computers*, C-30(7):478–490, July 1981.
- [13] John Hennessy and Gross Thomas. Postpass code optimization of pipeline constraints. *ACM Trans. on Programming Languages and Systems*, 5(3):422–447, July 1983.
- [14] John L. Hennessy and David A. Patterson. *Computer Architecture: A quantitative approach*. Morgan Kaufmann, second edition, 1996.
- [15] Wen-mei W. Hwu, Scott A. Mahlke, Pohua P. Chang, Nancy J. Warter, Roger A. Bringmann, Roland G. Ouellette, Richard E. Hank, Tokuzo Kiyohara, Grant E. Haab, John G. Holm, and Daniel M. Lavery. The superbloc: An effective technique for vliw and superscalar compilation. *The Journal of Supercomputing*, pages 229–248, 1993.
- [16] Norman P. Jouppi and David W. Wall. Available instruction-level parallelism for superscalar and superpipelined machines. Technical Report 89/7, Digital WRL, July 1989.

-
- [17] Ashok Kumar. The HP PA-8000 RISC CPU. *IEEE Micro*, April 1997.
 - [18] Allen Leung, Krishna V. Palem, and Cristian Ungureanu. Run-time versus compile-time instruction scheduling in superscalar (risc) processors: Performance and tradeoffs. Technical Report 699, New York University, July 1995.
 - [19] Steven Novack and Alexandru Nicolau. Mutation scheduling: A unified approach to compiling for fine-grain parallelism. In *Languages and Compilers for Parallel Computing*, LCNS Series No. 892. Springer-Verlag, 1994.
 - [20] C.V. Ramamoorthy, K.M. Chandy, and Gonzlaes M. J. Optimal scheduling strategies in a multiprocessor system. *IEEE Trans. on Computers*, 21(2):137–146, February 1972.
 - [21] Anne P. Scott, Kevin P. Burkhart, Ashok Kumar, Richard M. Blumberg, and Gregory L. Ranson. Four way superscalar PA-RISC processors. *Hewlett Packard Journal*, August 1997.
 - [22] Gurindar S. Smith, James E. and Sohi. The microarchitecture of superscalar processors. *Proceedings of the IEEE*, 83(12), December 1995.
 - [23] Mark Smotherman, Krishnamurthy Sanjay, P.S. Aravind, and David Hunnicutt. Efficient dag construction and heuristic calculation for instruction scheduling. In *MICRO-24, Proc. 24th int. symp. Microarchitecture*, pages 93–102. ACM, 1991.
 - [24] Richard M. Stallman. *Using and Porting GNU CC*. Free Software Foundation, 1995.
 - [25] Marc Tremblay and Michael J. O'Connor. UltraSPARC-I: A four-issue processor supporting multimedia. *IEEE Micro*, 16(2), April 1996.
 - [26] David W. Wall. Limits of instruction level parallelism. Technical Report 93/6, Digital WRL, November 1993.

- [27] David W. Wall. Speculative execution and instruction level parallelism. Technical Report TN-42, Digital WRL, March 1994.
- [28] Robert Wilson, Robert French, Christopher Wilson, Saman Amarasinghe, Jennifer Anderson, Steve Tjiang, Shih-Wei Liao, Chau-Wen Tseng, Mary Hall, Monica Lam, and John Hennessy. An overview of the SUIF compiler system. Technical report, Computer Systems Lab, Stanford University, 1994.
- [29] Kenneth C. Yeager. The MIPS R10000 superscalar microprocessor. *IEEE Micro*, 16(2), April 1996.